MYTHIC


Analog Compute-in-Memory for Inference

Mike Henry, CEO & Founder

Large Growth Opportunity for Al Inference




Semiconductor TAM for AI (\$B) - Barclay's Research




Tough Requirements for Inference

 Accuracy requirements dictate many millions of weights per model



Trillions of operations per second

Real-time, low-latency, with high levels of concurrency




Affordable, scalable, low-power package



On-Chip Compute-and-Memory

Principles of On-Chip Compute-and-Memory


- Minimize journey from memory to processing units
- Many parallel compute units to maximize throughput and minimize latency
- Maximize memory bandwidth for entire set of DNNs



Traditional Architecture

Principles of On-Chip Compute-and-Memory


- Minimize journey from memory to processing units
- Many parallel compute units to maximize throughput and minimize latency
- Maximize memory bandwidth for entire set of DNNs



Compute-and-Memory Architecture


Principles of On-Chip Compute-and-Memory


- Minimize journey from memory to processing units
- Many parallel compute units to maximize throughput and minimize latency
- Maximize memory bandwidth for entire set of DNNs



Weights are Stationary for Inference

Innovate Faster and Easily Build Complex Applications





- Easily trade-off performance, power, latency, accuracy
- Enable concurrent and dynamic applications with deterministic execution
- Scalability from Very Large to Very Small

Innovate Faster and Easily Build Complex Applications




Easily trade-off performance, power, latency, accuracy

- Enable concurrent and dynamic applications with deterministic execution
- Scalability from Very Large to Very Small

Scalability from Very Large to Very Small

On-Chip Stationary Weights = OK 20M Weights 100M Weights Distributed Distributed 186MB/s 186MB/s **HD Video HD Video** 30 fps **30 fps**





Best-in-Class Performance and Power for Inference

	Traditional CPU / GPU	Compute-and- Memory
Total model capacity	√	
System Simplicity		√
Low Latency		✓
Energy Efficiency		√
High Performance		√
Deterministic Execution		√


Implementation Challenges in Digital

True compute-in-memory not possible

Large die-area from compute and memory

High power-consumption

High development costs due to state-of-the-art process nodes








Enter Analog

Unique Analog Compute-in-Memory



- Mythic computes directly inside the flash memory array
 - Weights stored in flash
 - Inputs provided as voltages
 - Outputs collected as currents

 Result: High-performance, yet amazingly efficient processing

Power, Performance, and Latency

Incredibly high parallelization and "effective" memory bandwidth



1000 x 1000 vector-matrix product in a few microseconds

Energy efficiency of 4 TOPS/W for convolutional and dense networks




Accounts for all system aspects including processor control cores and PCI express

Analog Compute Gives Us Model Capacity

- NOR Flash: Up to 50x denser weight storage
- No need to add more compute the storage is the compute

SRAM = 48 transistors per 8-bit weight



Analog = 1 flash transistor per 8-bit weight






Rich Roadmap for Analog Compute Improvements


More on this later



DNN Tile - Ultra-dense Storage + Matrix Multiplication



Al Inference Processor Landscape



Mythic is a trademark of Mythic. All other product or company names may be trademarks of their respective owners,



The Mythic IPU

Mythic Initial Product Lineup

M.2 x4 2280


Mythic IPU x1


Mythic IPU



Up to 120M Weights

Mythic PCIe Cards






Mythic IPU x4




Low-Power DNN Inference Solution

Inference Capability per Watt for Common DNN Processors

ResNet-50, INT8, and Batch=1



Mythic SDK - Develop with Latest Networks / Frameworks



and mapping

Code generation

Host runtime API

and OS drivers




The Next 10 years



_


What the Hardware Industry is Used to








Reality: Cost Improvements are Flat-Lining




	16nm	10nm	7nm	5nm	3nm
Chip area (mm²)	125.00	87.66	83.27	85.00	85.00
No. of transistors (BU)	3.3	4.3	6.9	10.5	14.1
Gross die per wafer	478	686	721	707	707
Net die per wafer	359.74	512.44	545.65	530.25	509.04
Wafer price (\$)	5,912.00	8,389.00	9,965.00	12,500	15,500
Die cost (\$)	16.43	16.37	18.26	23.57	30.45
Transistor cost per 1B transistors (\$)	4.98	3.81	2.65	2.25	2.16

https://wccftech.com/apple-5nm-3nm-cost-transistors/


NVM Scalability With Analog Compute-In-Memory







Mythic Analog Compute is the Clear Path Forward



Mythic Analog Compute is the Clear Path Forward



